WHITE PAPER - Material and Process Optimization for HIP Defect Elimination
By Timothy Jensen, Ronald Lasky, PhD, PE, and Sehar Samiappan.
Jun 21, 2013
The area array package is an important component in modern electronics products. From mobile phones, tablets, and PCs to aerospace, area array packages are essential to the functioning of electronics. Prismark estimates that in 2013, over 30 billion area array packages, such as chip scale (CSP) and ball grid array (BGA) will be assembled.
Thanks for submitting your info, your download should begin shortly.
This works out to be more than four packages for every man, women, and child on the earth. However, in recent years, a new area array assembly defect mode called head-in-pillow (HIP) has been identified. HIP is a defect associated primarily with BGAs due to their internal CTE mismatches and tendency to warp. HIP is so named because a cross-section of the HIP defect within a BGA solder joint looks like a head in a pillow.
Download White Paper Here